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Abstract
We present a set of models for the simulation of gate
dielectric wearout, leakage, and breakdown. Wearout
is caused by the leakage-induced creation of neutral de-
fects at random positions in the dielectric layer, which,
if occupied, degrade the threshold voltage of the de-
vice. Leakage is due to direct and trap-assisted tun-
neling through these defects. Finally, gate dielectric
breakdown is triggered by the formation of a conductive
path through the insulator. To allow the trap charac-
terization and for the simulation of fast transients the
modeling of trap charging and decharging processes is
outlined. The model has been implemented into a three-
dimensional device simulator and is used for the char-
acterization of ZrO2-based dielectrics and for the study
of gate leakage and wearout effects in standard CMOS
inverter circuits.
1 Introduction
Shrinking of gate dielectric thicknesses of submicron
CMOS transistors demands the use of alternative gate
dielectrics such as ZrO2. These materials, however, suf-
fer from high defect densities. Therefore, the gate di-
electric reliability becomes a crucial issue not only for
non-volatile memories but also for logic applications.
While the current transport through high-κ dielectric
layers either by direct [1] or defect-assisted tunneling [2]
has been studied intensely applying sophisticated meth-
ods, modeling of dielectric breakdown has been investi-
gated only recently [3]. The processes of leakage, trap
creation, and dielectric breakdown are usually modeled
independently, although they are physically directly re-
lated. Thus, we use a set of models which directly link
the simulation of direct and trap-assisted leakage cur-
rent with the creation and occupation of traps and the
occurrence of breakdown. The implementation of these
models into the device simulator Minimos-NT [4] allows
to investigate the effect of gate leakage and wearout on
circuits such as a standard CMOS inverter.
2 Leakage, Wearout, and Breakdown
We distinguish three processes which happen sequen-
tially and finally trigger breakdown. Starting from a
fresh dielectric layer with a low trap concentration, the
direct tunneling current gives rise to the creation of neu-
tral defects. These defects cause trap-assisted tunnel-
ing, leading to two effects. First, some of the existing
traps become occupied by electrons, which degrades the
threshold voltage of the device. Second, new defects are
created in the dielectric layer. The location of the traps
is assumed to be random within the layer, while a con-
stant energy level and a specific charge state (positive
or negative) is assumed. Finally, if a conductive path
through the dielectric is formed, a localized breakdown
occurs and the current density increases according to
the conductivity of the dielectric layer.
2.1 Modeling of Leakage and Wearout
Gate leakage is modeled as the sum of two processes,
direct and trap-assisted tunneling. Assuming a fresh
and defect-free dielectric layer, only direct tunneling is
present which is modeled following the commonly ap-
plied Tsu-Esaki approach [5] where the gate current den-







TC(Ex)N(Ex) dEx . (1)
The transmission coefficient TC(Ex is computed by a
numerical WKB method to allow for conduction band
discontinuities as encountered in the modeling of high-κ
dielectrics. Quantization effects in the MOSFET inver-
sion layer are neglected. The supply function N(E) is
calculated from Fermi-Dirac distributions at both sides
of the dielectric. The current through the dielectric layer
gives rise to the creation of neutral defects which are ran-
domly placed in the dielectric layer, as shown in Fig. 2.1
for a three-dimensional simulation.
Figure 1: Random trap distribution in a MOSFET
dielectric layer simulated by Minimos-NT.
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Figure 2: Trap-assisted tunneling transition by inelastic
phonon emission.
The defects give rise to additional trap-assisted tunnel-
ing which is modeled via inelastic phonon-assisted tran-
sitions [6, 7]. Fig. 2 shows the basic trap-assisted tun-
neling process through the gate dielectric. Electrons are
captured from the cathode, relax to the energy of the
trap E0 by phonon emission with energy m~ω, and are
emitted to the anode. The trap-assisted tunneling cur-








where NT(x) is the trap concentration and τc(x) and











en(E , x)Tr(E)(1 − fr(E)) dE . (4)
In these expressions, cn and en denote the capture and
emission rates, fl and fr the Fermi distributions, and
Tl and Tr the transmission coefficients from the left and
right side of the dielectric, respectively. The capture
and emission processes are described by their respective
probabilities as suggested by Herrmann and Schenk [6],
and the transmission coefficients were evaluated by a
numerical WKB method. Fig. 3 shows a comparison
with experimental data for MOS capacitors [8], where
the transition from the trap-assisted tunneling regime
at low bias to the Fowler-Nordheim tunneling regime at
high bias is clearly visible.
While the neutral defects cause trap-assisted tunnel-
ing and gate leakage, only the occupied traps lead to
threshold voltage degradation and wearout of the gate






































Figure 3: Gate current density for different stress times [8]
for tdiel=5.5 nm. The model parameters
are ET=2.7 eV, S~ω=1.3 eV, and NT= 9.0 ×
1017 cm−3, 1.0 × 1017 cm−3, 3.0 × 1016 cm−3,
and 3.0 × 1015 cm−3 (from top to bottom).
dielectric. This is modeled by an additional space charge
ρ(x) = QTNT(x)fT(x) in the Poisson equation, where
fT denotes the trap occupancy and QT the trap charge
state. Note that the assumption of phonon-assisted tun-
neling implies that, depending on the bias conditions,
only a fraction of the traps in the dielectric layer may
really be occupied [9].
2.2 Modeling of Breakdown
The neutral defects create percolation paths in the di-
electric, which eventually connect the gate with the sub-
strate [3]. In Minimos-NT the traps are placed ran-
domly, and the defect concentration NT is assumed to




as proposed by Degraeve et al. [10], who found values
of C = 5.3 × 10−19 cm−1.88As−0.56 and α = 0.56 for
dielectric thicknesses between 7.3 and 13.8nm. This is






















































Figure 4: Defect distribution in a 3 nm SiO2 layer at
different time steps.
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Figure 5: Dielectric breakdown for a 3 nm SiO2 layer as a
function of gate bias.
As soon as a percolation path through the dielectric is
created, the dielectric layer loses its insulating behavior
and the current suddenly increases. The gate current
density is shown in Fig. 5 for a 3 nm layer of SiO2 as
a function of time for different gate voltages assuming
an initial trap concentration of 1016 cm−3. The time-
to-breakdown strongly decreases and the gate leakage
strongly increases with higher gate bias.
However, the gate current density after breakdown can
no more be described by a tunneling process. Measure-
ments indicate that the gate current after breakdown
is related to the gate voltage by a simple power law
I = KV p
G
, where the parameter K reflects the size of
the breakdown spot, and the parameter p is in the range
of 2 − 5 [11].
3 Transient Trap Charging
To predict the transient behavior of fast switching pro-
cesses, the charging and decharging dynamics of the
traps must be considered. The concentration of occu-
pied traps at position x and time t is generally described










where τc and τe describe the capture and emission time
of the trap. For the stationary case, the time derivative
on the left-hand side is zero and (2) can be derived, while
for the transient case, the time constants must be evalu-
ated in each time step. The occupancy function can be
calculated iteratively by fT(x, ti) = Ai + BifT(x, ti−1)
where Ai and Bi depend on the capture and emission






















































Figure 6: Transient trap charging currents for a ZrO2
layer [14].
In these expressions ∆ti = ti − ti−1 and ti denote the
discretized time steps. Once the time-dependent occu-
pancy function in the dielectric is known, the tunnel







l,r (x, ti) dx (6)
where l,r denotes the considered interface (left or right)
and the time constants τl and τr are calculated from
τ−1











Note that the current through the two interfaces is, in
general, not equal. Only after the trap charging pro-
cesses are finished, the capture and emission currents at
the interfaces are in equilibrium.
This model can be applied to the characterization of
traps in the dielectric layer. Fig. 6 shows the step re-
sponse of two MOS capacitors with ZrO2 dielectrics an-
nealed in reducing oxidizing conditions [12]. The gate
voltage is first fixed at a value of 2.5V to achieve a
steady initial trap occupation. Then, the gate voltage
is turned off and the resulting gate current is measured
over time. The resulting transient gate current peak
exceeds the static gate current by orders of magnitude.
Furthermore, especially for the oxide annealed in form-
ing gas atmosphere, the gate current decays very slowly
with a time constant in the order of a second. This may
be caused by a different trap distribution in the oxide or
even different trap energy levels which lead to a differ-
ent time constant for the decharging process [13]. The
measurements could be fitted assuming different trap
concentrations as indicated in the figure.
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Figure 7: Transfer characteristics of a CMOS inverter for
positive and negative trap charges (left) and for
the case of dielectric breakdown with different
leakage currents.
4 Circuit Simulations
To investigate the effect of gate dielectric leakage,
wearout, and breakdown on CMOS circuits, a conven-
tional CMOS inverter was simulated using the mixed-
mode capabilities of Minimos-NT. Following a recent
work of Rodriguez et al. [15], nMOS and pMOS devices
with a gate length of 130nm and an oxide thickness of
1.5 nm were assumed. The supply voltage was set to
1.2V.
First, the effect of gate leakage was studied. The nMOS
tunneling current exceeds the pMOS tunneling current
by orders of magnitude due to the fact that at low pos-
itive bias, the pMOS tunneling current is composed of
holes tunneling from the substrate to the gate, facing a
high energy barrier and high effective mass in the ox-
ide [16]. The nMOS, on the other hand, is biased in
inversion and leads to tunneling current orders of mag-
nitude higher. However, even for a gate current density
in the order of 100Acm−2, the effect on the inverter
characteristics is hardly visible.
The trap charge, on the other hand, strongly degraded
the threshold voltage as shown in the left part of Fig. 7,
where positively charged traps shift the characteristics
to the left (decreasing threshold voltage) and negatively
charged traps shift the characteristics to the right (in-
creasing threshold voltage).
Finally, the effect of dielectric breakdown was investi-
gated by including an additional current source between
the gate and drain contacts of the transistors. This leads
to a strong degradation of the inverter characteristics as
shown in the right part of Fig. 7 for different current val-
ues, in qualitative agreement to results presented in [15]
5 Conclusion
We presented a set of models for the description of leak-
age, wearout, and breakdown of dielectric layers for two-
and three-dimensional device simulation. Leakage is
modeled by a combination of direct and trap-assisted
inelastic tunneling and leads to the creation of neu-
tral traps in the dielectric. Only traps which take part
in the trap-assisted tunneling process become occupied
and cause threshold voltage degradation. Over time, the
random creation of defects in the dielectric layer eventu-
ally results in the formation of a conducting path, which
can be modeled by a current source from the source
or drain to the gate electrodes. For fast transient pro-
cesses, it is necessary to model charging and decharging
processes. The model was used to investigate the effect
of leakage, wearout, and breakdown on CMOS inverters
and it was found that, while gate leakage has only minor
effects on the inverter characteristics, the threshold volt-
age shift due to occupied traps and the high gate current
after breakdown may be a show-stopper for the use of
these devices in circuits. The implementation of this
model into the device and circuit simulator Minimos-
NT allows the study of leakage and degradation effects
in devices and circuits based on high-κ dielectric layers.
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